Abstract-A new on-die temperature sensor that operates at low supply voltages and exhibits low process sensitivity and good linearity over a wide temperature range is introduced. When show the maximum temperature linearity error is reduced from ISC to less than 0.3°C at the NMOS slow process corner and with negative 10% Vdd variation.
INTRODUCTION
On-chip thermal monitoring is a becoming increasingly important as VLSI circuits become more complex and more dense.
On-chip the thermal monitors provide critical input to the power and thermal management structures that are necessary to prevent excessive chip temperatures from destroying the device or reducing the expected lifetime to unacceptable levels. In applications where on-chip heating is of concem, multiple built-in temperature sensors are distributed throughout the chip to monitor temperature at critical positions on the die. These on-chip temperature sensors must be compatible with the technology available in the process, must not consume a large area, and must be highly accurate with low power consumption over standard process variations and over typical supply voltage variations. The circuit shown in Fig.1 can be used for on-chip temperature sensing [I] . A startup circuit is needed for this temperature sensor but has been omitted for notational convenience.
For the same reason, startup circuits are required for the other temperature sensors that will be introduced but they will not be shown in the schematics either. This circuit is compact in size, is insensitive to V DD variations, and it has good linearity with temperature thus making it well suited for emerging on-chip temperature measurement applications. The sensor expresses the MOS threshold voltage at both the Vol and V02 outputs. Since the threshold voltage is highly linear with temperature, the output voltages of this circuit can be highly linear with temperature. With a combined analytical and numerical design approach, simulation results show that sizing optimization can effectively reduce the Table 1 The sizes of Circuit A in reference (1)
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The change in the voltage headroom of M4 for this circuit,
It will now be assumed that the threshold voltages of M2 and M3
are the same and the excess bias voltage (sometimes termed the drain source saturation voltage) of transistors M2, M3, and M4 are the same and given by Veb. The designed headroom with typical parameters is given by, VDD-(2Vtn+3Veb) where Vtn is the typical n-channel threshold voltage. In order to keep this temperature sensor working normally at 90% of the nominal voltage supply, the minimum headroom is 10% of VDD. If ilHR is the change in headroom due to process variations, it follows that this requirement can be expressed as
It follows from (2) and (3 ) that when the sensitivity increases, it becomes more difficult to satisfy (3), headroom requirement.
saturation condition. In the design described in Table I , the drain currents of all transistors are about the same. With the same values for Veb, it follows that M2 and M3 are close to the same size and With a value of 8 close to I, it follows that S�: , 2 equals 2.
It can be shown that the headroom equation of Circuit B can be expressed as (1 2). Thus in addition to a Veb increase in headroom, the AHR is reduced from 0.23V to 0.2V giving Circuit B an additional 30mV of headroom. Thus with 10% lower Vdd this circuit has better linearity at the Vtn-slow process comer than Circuit A.
I
V o l:::;:
(1-8)
( 1 0) (1 1 )
(1 2) ., 1----fiC · ' l5�O J ' The expressions given in (1 3)-(1 6) mathematically characterize the operation of this circuit. As before, channel length modulation and output conductance effects were neglected when writing these equations.
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(1 6) These 4 equations can be solved to obtain Vol and V02. These solutions are given in (1 7) and (1 8). It is apparent from (1 7) and (1 8) that the output voltages Vo I and V02 both express the n-channel threshold voltage. The sensitivity function is also shown in (1 9). Its approximation value is 2.1 3. For Circuit C, the headroom equation is shown as (20), and its headroom is one Veb more than Circuit A.
When Vtn increase 100mV, V02 will increase by 21 3mV. Thus, this circuit has about 13mV more voltage headroom compared with that of Circuit A. This headroom provides better linearity at the Vtn slow comer and with lower V dd.
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III. SIMULATION RESULTS
To demonstrate the temperature linearity of Circuit B and Circuit C and their performance at low V dd at the slow threshold voltage process comer, two circuits were designed in a TSMC IP5M 0.18um
process. In these designs, emphasis was placed on obtaining a linear relationship between V02 and temperature since V02 provides a wider voltage range than Vo1.The device sizes used for these designs are included in Table 2 Fig. 7 for Circuit C. The overall performances of these two circuits at node V02 are summarized in Table 3 . These two structures were simulated at the four process comers, SS, FS, SF, and FF. It can be observed that Circuit B has a peak nonlinearity of 0.38"C over all process comers, while simulation results of Circuit C show that it has a peak nonlinearity of 0.65"C over all comers. This linearity is obtained without any INL trimming for process variations.
To verify the reduction in headroom with Circuit B and Circuit C, simulations were made with voltage drops down to a V dd of 1.62V
(1 0% reduction from nominal 1.8V). Simulations for both circuits were made at the problematic high NMOS threshold voltage comer and compared with the simulation results for Circuit A. The simulation results at 2TC are shown in Fig.8 . Circuit B and Circuit C have lower voltage levels at the V02 node. Thus, these two circuits do a better job of keeping M4 in the saturation when V dd drops at the high NMOS threshold voltage comer. This correspondingly improves the linearity of these sensors over process comers. Fig. 9 shows a comparison of the three circuits' temperature linearity of node voltage V02 at the problematic low VDD and high NMOS threshold voltage comer. Circuits B and C are still able to maintain temperature error within 0.3°C, while circuit A has more than 1°C temperature error due to process variations at this comer. The maximum temperature errors at the low Vtn comer and under low Vdd are compared with the sensitivity values of these three circuits in Table 4 
